Abstract -A novel data writing method is proposed in a 1T2C-type ferroelectric memory, in which two ferroelectric capacitors with the same area are connected to the gate electrode of a MOSFET. The writing method has such an advantage that the ferroelectric capacitors are well polarized, even if the gate capacitance is relatively large. A cell structure suitable for this writing method is also proposed, which has another advantage that the cell array can easily be fabricated. SPICE simulation shows that stable operation of this cell can be expected when the device parameters are optimized.
I. INTRODUCTION
FeRAM (ferroelectric random access memory) is one of the most promising memories used in portable electronic devices. So far, two types of FeRAM cells have been proposed; one is a capacitor-type or 1T1C-type cell which is composed of an FET and a ferroelectric capacitor, and the other is an FET-type or 1T-type cell which is composed of a single ferroelectric-gate FET. The latter cell has an advantage that stored data can be read out nondestructively. However, there is a significant problem in the 1T-type cell that the data retention time is short. In order to solve this problem, a 1T2C-type cell has been proposed, in which two ferroelectric capacitors with the same area are connected to the gate electrode of a MOSFET [1] , and the basic operation of the cell has been demonstrated [2] . In this paper, a novel method to write a datum in a selected cell in the 1T2C array is discussed.
II. CELL STRUCTURE AND THE BASIC OPERATION
The cell structure and the polarization directions of the ferroelectric capacitors are shown in Fig.1 . In order to write a datum in this cell, a positive or negative pulse is applied between the terminal A and B, so that the two ferroelectric films are polarized oppositely with respect to the gate electrode of MOSFET. In this case, the electric charges induced to the electrodes of both capacitors are canceled each other and no charge is induced to the gate electrode of FET, which means that no depolarization field is generated in the ferroelectric film, and the retention time as long as that of the usual 1T1C-type memory can be expected. In the cell shown in Fig.1 , the ferroelectric film thicknesses of the both capacitors are assumed to be the same. However, they are not necessary to be the same, if the polarization of the ferroelectric film is well saturated in the both capacitors.
For the "readout" operation, positive voltage pulses are applied to the terminal B, keeping the terminal A open. In this operation, when the stored datum is "0", no polarization reversal occurs in the ferroelectric film and a little drain current flows through the MOSFET, assuming an n-channel FET. To the contrary, when the stored datum is "1", the polarization of C FB is reversed and a large drain current flows. As discussed here, application of the readout pulses is essential to distinguished the state "0" and "1" in this cell. However, the pulse height is not necessary to be high enough to reverse the polarization of the ferroelectric film completely [2] , but partial change of the polarization is preferable from viewpoints to avoid the fatigue phenomenon and to avoid the "data disturb" effect to nonselected cells. In order to integrate these cells, an array structure shown in Fig.2 is proposed [1] . In this structure, each Si stripe, which has npn region in it and is formed on an insulating film, corresponds to parallel connection of MOSFETs, and it is covered with SiO 2 and the floating gate electrodes. The capacitors C FA and C FB are formed between the second metal electrode and the floating gate electrode and between the first metal electrode and the floating gate electrode, respectively. As can be seen from the figure, the film thickness is different between C FA and C FB , but the area is geometrically adjusted to be the same. This structure has such an advantage that precise mask alignment is unnecessary. A similar structure can be fabricated in a bulk Si crystal, if p-well or n-well stripes are formed in the crystal. In this case, however, negative voltage pulses are necessary either in "write" or "readout" operation.
In order to write a datum in this array, it is necessary to apply a voltage between the first and second metal electrodes which are placed perpendicularly each other. That is, no cell selection FET is used in this array. An effective writing method in such an array is the V/3 rule, in which the applied voltage ratio between the selected and non-selected cells is 3 to 1. It is also known that the compensation operation, in which voltage pulses with the same amplitude but the opposite polarity are applied to most non-selected cells [3] , is effective to minimize "data disturb" effect. Voltage pulses applied to the periphery circuit in "write" and compensation operations are shown in Fig. 3(a) and (b), respectively.
III. PROPOSAL OF A NOVEL WRITING METHOD
In the data writing method shown in Fig.3 , the MOS gate capacitance C OX of 1T2C cell is assumed to be negligibly small. However, in the actual structure shown in Fig.2 , the gate capacitance is not very small and the floating gate potential is kept close to the ground potential independent of the potentials of the terminals of A and B. Thus, the appropriate voltages are not applied to the both capacitors. In the worst case, for example, the polarization of the ferroelectric capacitor is reversed by application of a voltage pulse of 2V/3 in Fig.3 (a) . Thus, in this paper, we propose and simulate the data writing method in the case where the MOS gate capacitance is not negligible.
For this purpose, a novel array structure shown in Fig.  4 is proposed, in which arrangement of the Si stripes and the floating gate electrodes are the same as that in Fig.2 . Then a ferroelectric film is deposited on the floating gate electrodes and two metal electrodes are placed on the ferroelectric film in parallel. In this structure, C FA and C FB are formed between the two metal electrodes and the floating gate, and they have the same film thickness. This condition is advantageous from a viewpoint of fabrication process, because it is not necessary to deposit ferroelectric films twice, which was necessary in the case of Fig.2 .
In order to write a datum "1" in a selected cell in the array, a positive voltage pulse is applied to the selected metal electrode forming C FA , keeping the selected Si stripe grounded, and in the next timing, a negative pulse is applied to the selected metal electrode forming C FB , keeping the same Si stripe grounded. At the same time, voltage pulses satisfying the V/3 rule are applied to other metal electrodes and Si stripes, in order to minimize the "data disturb" effect. This data writing method is summarized in Fig.6 , in which the above mentioned method has been realized using only positive voltage pulses. As can be seen from the figure, the compensation effect is automatically realized in almost all cells, except for non-selected cells located along the selected metal electrodes. Therefore, a particular compensation operation is unnecessary in this cell array and the same writing speed as the case of Fig. 3 can be expected. The "readout" operation is exactly the same as that in Fig. 2 . As shown in the above explanation, it is a necessary condition to use ferroelectric capacitors with the same film thickness.
IV. SIMULATION OF THE OPERATION
In order to clarify effectiveness of the proposed writing method, we simulated the "write" and "readout" operations for a selected cell by HSPICE model. A standard 0.6µm-gate length technology was assumed for simulating the operation of FETs. Both gete-length L and gete-width W were assumed to be 1.8 µm. In calculation of ferroelectric components, the simulation model developed by T. Tamura et al. was used [4] , [5] . Remnant polarization of 6µC/cm 2 , coercive voltage of 0.7V, and area of 0.12µm 2 were assumed as simulation parameters of ferroelectric capacitors. Terminal voltages of the selected cell used in this simulation are summarized in Fig. 6 . In this cell array, since the thickness of the ferroelectric film is the same between C FA and C FB , there is a possibility that the "data disturb" effect in the "readout" operation is significant. Thus, in this simulation a "readout" pulse voltage as low as V/3 was assumed. The actual V value was 5V and the drain voltage of 0.1V was assumed during the "readout" operation.
A simulation result is plotted in Fig. 7 , in which data "0" and "1" were alternately written and they were readout 10 times repeatedly after each "write" operation. When the "write" operation is completed, polarization charges Q ferro of ferroelectric capacitors A and B have almost the same absolute values, which are enough to memorize the information "0" or "1" safely, and the polarized directions are opposite each other. Consequently, the floating gate voltage V fg becomes almost zero and no depolarization field is expected to generate in the ferroelectric capacitor. However, small increase of V fg is still observed after being written data "1", which is probably because a part of charge remains at the floating gate of the MOSFET, based on the capacitance ratio among C FA , C FB and C OX . Concerning the "readout" operation, the figure shows that non-destructive readout can be carried out. Furthermore, as we can see that the readout current ratio I ds (datum"1")/I ds (datum"0") over 3 orders of magnitude is successfully obtained, as indicated in the figure.
V. CONCLUSIONS
We proposed and simulated a novel data writing method of 1T2C-type ferroelectric memory. It was shown from the simulation results that the ferroelectric films were 
